A key issue in nanoimprint lithography (NIL) is determining the ultimate pitch resolution achievable for various pattern shapes and their critical dimensional control. To this end, we demonstrated the fabrication of 6 nm half-pitch gratings and 0.04 µm 2 cell area SRAM metal interconnects with 20 nm line half-pitch in resist by NIL. The mould for the 6 nm half-pitch grating was fabricated by cleaving a GaAs/Al 0.7 Ga 0.3 As superlattice grown on GaAs with molecular beam epitaxy, and selectively etching away the Al 0.7 Ga 0.3 As layers in dilute hydrofluoric acid. The mould for the 0.04 µm 2 SRAM metal interconnects was fabricated in silicon dioxide using 35 kV electron beam lithography with polystyrene as a negative resist and a reactive ion etch with the resist as mask. Imprints from both moulds showed excellent fidelity and critical dimension control.
Advances in microelectronics and nanotechnology increasingly demand lithography to have a smaller pitch (the centreto-centre distance between two features). Unlike the feature size, which can be further reduced after lithography by 'overetching', the pitch is limited by the physics of a lithography method and is fixed once patterned. Today's lithography for semiconductor integrated circuits (ICs) manufacturing at the '90 nm node' has a pitch of 240 nm. How much further the pitch can be reduced without replacing photolithography is a hot topic for debate. The smallest pitch demonstrated by other forms of lithographies, such as electron beam lithography (EBL) [1] [2] [3] , scanning probe lithography [4] , extreme ultra-violet (EUV) [5] , and ion beam [6] , is ∼15 nm. However, these patterning techniques are too slow or too costly for manufacturing requirements, and the quality of the features degrades substantially with decreasing pitch.
Here, we report the fabrication of 6 nm half-pitch (HP) gratings in a polymer resist using nanoimprint lithography (NIL), a high-throughput and low-cost process, well suited for mass production. This pitch is, to the best of our knowledge, 1 Authors associated with the Nanostructure Laboratory. the smallest created by lithography using a mask. In addition, we demonstrate the fabrication of complex patterns for the metal interconnects of static random access memory (SRAM) cells of area 0.04 µm 2 and 20 nm HP. Fundamentally different from conventional lithography, nanoimprint lithography (NIL) patterns nanostructures in a resist by physical deformation of the resist using a mould. NIL is immune to many factors that limit conventional photolithography resolution, such as diffraction, scattering and interference in the resist, backscattering from a substrate, and the developer chemistry. Due to these advantages, various 'printing' lithographies with a mould have been developed [7] [8] [9] , and sub-10 nm feature size has been demonstrated [10] [11] [12] [13] .
To explore the limits of NIL pitch resolution, we used an unconventional method to create a NIL mould: a series of GaAs/Al 0.7 Ga 0.3 As superlattices were grown on a GaAs substrate using molecular beam epitaxy (MBE) and the Al 0.7 Ga 0.3 As was selectively etched away from a cleaved edge in a dilute solution of hydrofluoric acid (HF), creating a GaAs periodic grating [11, 14, 15] . The periodicity of the grown superlattices ranged from 80 nm down to 2 nm, although our scanning electron microscope (SEM) analysis could only confirm the presence of gratings on the mould with a HP of 4 nm or greater. The edge of the mould was pressed into a thin layer of photo-curable resist liquid spin-coated on a quartz substrate, and the resist was cured with UV light (figure 1). The imprints were performed with the UV-NIL operation mode of the NX-2000 tool and NXR-2010 resists from Nanonex Corporation.
Critical to achieving the high-quality imprints, and thereby improving on our previously published results [11] in both resolution and area, was the mould preparation and imprint process.
Briefly: the GaAs sample was cleaved into 2 mm × 2 mm samples so that one side of the sample was free of damage from the cleave. The sample was then washed in acetone with ultrasonic agitation to remove dust particles and inspected under a microscope for defects. Mould samples with defect-free edges were then etched in HF:DI at 1:600 with ultrasonic agitation for 1 min, rinsed in DI, dried with N 2 gas, and stored individually in anhydrous ethanol. The samples were then put inside a glove-box with less than 1 ppm H 2 O and O 2 content for surface treatment with 17 mM octanethiol solution for several (3-7) days, until ready for use. Before imprinting, the moulds were rinsed in pure ethanol, acetone, methanol, and finally isopropanol, dried with N 2 gas, and baked at 80
• C for 5 min. The quartz wafers were prepared by removing dust with a CO 2 'snow' cleaning system (Applied Surface Technologies), rinsed with acetone, methanol, isopropanol, dried with N 2 gas, baked at 80
• C for 5 min, and finally spin-coated with imprint resist.
Inspection with a SEM verified that gratings down to 6 nm HP were successfully imprinted into the resist (figure 2). Although not the narrowest lines so far imprinted [12] , these lines were densely packed and the GaAs grating mould ensured that the linewidth and half-pitch were constricted to 6 nm. The imprinted gratings extended several hundreds of microns without defects. Considering that each monomer in the resist has a length of 1.4 nm, and the radius of gyration of the cured polymer chain is half the imprinted linewidth, there were on average nine monomers across the 6 nm resist line, demonstrating that polymerization of the resist can occur even under extremely restricted spatial dimensions.
Currently, our limited SEM resolution and thermal damage to the polymer during inspection prevented us from observing any gratings with a HP less than 6 nm. However, it may be possible to observe sub-6 nm HP with improvements in microscopy and the minimization of resist melting. Furthermore, improved SEM image contrast could be obtained by increasing the sub-6 nm half-pitch grating mould depth-though doing this without mechanically damaging the mould and/or polymer during separation would be challenging.
Previously [11] , we reported the fabrication of 5 nm features with NIL. However, these features were sparsely patterned on the mould, and critical dimension (CD) control was not investigated. Here we explore the smallest pitch of complex patterns typically used by the semiconductor industry and their CD control during NIL. To this end, we tested NIL in the patterning of the metal interconnects of SRAM cells of 0.04 µm 2 area and 20 nm line HP. Fabrication of the NIL mould for the SRAM metal interconnects is a challenge, since the complex shape of these patterns requires the use of conventional programmable nanolithography, and the pitch of these patterns is close to the limits of current EBL capabilities. To produce a NIL mould with 20 nm HP and excellent CD control, we used polystyrene (PS) as a negative EBL resist [16] and then as an etch mask for RIE of the mould. PS was selected over (PMMA) poly(methyl methacrylate), a positive EBL resist commonly used for NIL mould fabrication [10, 11] , as PMMA is a poor etch mask and requires further processing of pattern transfer to Cr with lift-off. We found that the proximity effect made dense EBL patterning with a PMMA lift-off step increasingly difficult without degrading the line-width control.
A thin film of PS was prepared on a silicon substrate with 200 nm thermally grown silicon dioxide. The PS of 2000 M w molecular weight and polydispersity index of 1.06 was dissolved in chlorobenzene at 1% by weight and spun onto the substrate at 3000 rpm to a thickness of 32 nm. After coating, the sample was baked at 120
• C for 12 h and cooled with pure nitrogen gas. EBL patterning was done with a modified JEOL JSM-840-A at 35 kV, a line dosage of 40 nC cm −1 , and a beam current of 5 pA from a tungsten hair-pin filament. The samples were developed in p-xylene for 90 s, and then rinsed in isopropanol for 30 s producing 20 nm HP PS lines ( figure 3(a) ).
After PS development, the mould was fabricated by transferring the PS patterns into the silicon dioxide by an RIE etch. A CHF 3 plasma of 150 W etched 45 nm of silicon dioxide with an etch selectivity of the SiO 2 to the unexposed 2000 M w PS of 2.5:1. The etch rate of the resist cross-linked by the ebeam is unknown, although it is almost certainly less than the unexposed 2000 M w PS. After etching, the PS etch mask was removed in a bath of H 2 O:H 2 O 2 :NH 4 OH at 5:1:1 at 80
• C for 5 min producing the silicon dioxide mould ( figure 3(b) ).
The mould patterns selected for a metal interconnect layer of an SRAM cell array were based on a typical integrated circuit design [17] . The mould was pressed into 50 nm of NXR-2010 resist on a 30 nm sublayer film of PMMA on a quartz substrate with a pressure of 15 lbs in −2 . The resist was cured using UV light irradiated from the back. The mould was then separated, leaving the resist patterned with an SRAM metal layer cell array on the quartz substrate ( figure 4(a) ). We then further transferred the resist patterns to metal. An RIE etch removed the residual imprint and underlayer resist (see [10, 11] for details); this was followed by 15 nm of Cr evaporation and lift-off, resulting in Cr patterns on the quartz ( figure 4(b) ).
SEM analysis of figure 4(a) showed that the imprinted patterns for a 0.04 µm 2 SRAM cell area have a line HP of 20 nm and are free from defects with minimal line thickness variation. CD measurements and analysis showed that the imprinted polymer line patterns have an average width of 21.5 nm with a one-sigma variation of 1.3 nm. These results are due to the mould fabrication process which minimizes line edge roughness and the ability of the resist to reproduce the mould features with high fidelity.
The SRAM interconnect patterns achieved by NIL have a cell area 14 times less than that of those patterned by the current state-of-the-art photolithography [18] . Although other aspects of NIL still need to be tested, these results further show that NIL can meet the pitch resolution requirements set by the semiconductor industry for all future generation nodes [19] .
